Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IMPLEMENTED BY BIPOLAR TRANSISTOR FOR DISCRIGHT RIGHT ROLL REPORT OF THE PROPERTY OF T




Fig. 17E




Fig. 17F





Fig. 1A PRIOR ART

Fig. 1B PRIOR ART

Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IMPLIENTED BY BIPOLAR TRANSISTOR FOR DISCURSION STATIC CHARGE CURRENT AND PROCESS OF FABRICATION INVESTIGATION IN A SEMICIAL PROPERTY No. 201421 272



Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IMPLEMENTED BY BIPOLAR TRANSISTOR FOR DISCURGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273





Fig. 4 PRIOR ART

Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IMPLIED BY BIPOLAR TRANSISTOR FOR DISTANGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273






Fig. 5

Fig. 6

Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IM MENTED BY BIPOLAR TRANSISTOR FOR DISCARGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273






Fig. 15





Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IM MENTED BY BIPOLAR TRANSISTOR FOR DISCARGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273








Fig. 8 PRIOR ART





## Title: SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IM MENTED BY BIPOLAR TRANSISTOR FOR DI ARGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273











Inventor: Kaoru NARITA U.S. Appln. No. 09/421,273




Fig. 17D